FPGA improvements in Redcloud

I’ve mostly been doing other things. One of the ideas didn’t pan out. But my subconscious is ruminating on others. An interesting idea I’ve had since seems to work on paper, but does nothing in the FPGA - I’m still not sure if it’s because I have a bug in the FPGA or a bug in the simulation. All in all, about normal progress…